


1 / 13 M. ANAND et al L J P YOR920030315US1




2 / 13 YOR920030315US1



3 / 13 YOR920030315US1








	Calculate 3D capacitances								
	Variables	Calculation	n options						
	Variable choices Layer list								
	● Calcula	ate for seve	·						
	Specify signal wire layer and set variables								
	Signal wi	ire in layer :	M3			∇	Variable List		
	No. of lay	ers above	signal layer to cons	sider 1		Θ	M3 Signal line	width 0.25	
	Orthogor	nal loading o							
	No. of lay	No. of layers below signal layer to consider 1							
	Orthogor	nal loading o	density below (%)	50					
	Variable	in layer :	M3			abla			
	Paramet	er:	Signal line space	e		\triangle			
	• Single	e value	0.1						
	,	comma sep	parated) 0.1,						
	Rang								
	<u> </u>	0.1	To:	Step:					
		p pitch cons	stant space by the ratio	٠					
			space by the ratio space as independ	dent			Add	Remove	
	_ Variation	choices -							
			s independent						
		simultaneou ate full matr	•						
L									
	<u>H</u> elp						<u>S</u> tart	Cancel	

FIG.3B


136









<u> </u>					FIG.5A	7 150				
			Circuit Variable List	Input buffer NFET width (um) 2 Driver NFET width (um) 24 Wire length (um) 2000 Load NFET width (um) 2 Next stage driver NFET width (um)	ב מוחס לי		Set		Browse	Start Cancel
□ PowerSpice Simulation	Layer Template Variables Circuit Variables Output and Model Options	Variables and values	Select circuit variables	Single value 2.5 List (comma separated)		Select device technology:		Tomogray files	Delete calculation files Retain files	Help







13 / 13 YOR920030315US1

